Abstract
Introduction
Single Loop, 1-bit SD ADCs of order greater than two have not been used up to now because of stability problems [l] . Slow or absence of recovery after an overload provoked through powerup, high input signal amplitudes or a short power distribution failure has made these higher order structures unreliable for practical applications. Nevertlieless the need for higher resolution has lead to the development of new topologies based on loop filter design [2,3,4] and cascading of lower order SD ADCs [S] . Unfortunately, architectures based on filter topologies are considered as conditionally stable systems which have manifested recovery only after prolonged overload conditions [4] or have required additional reset circuitries in practice [3] to guarantee recovery after an overload. As for Cascaded SD ADC, stability is guaranteed at the cost of precise circuit matching, more performant analog components and larger die area as compared to an equivalent single loop SD. Therefore, if the stability problem in higher order single loop SD ADC is solved we can get more benefits out of a single loop structure than the alternative topologies. Unless precised, the term " single loop, 1-bit SD ADC " refers to the conventional architectures illustrated in figure 1 .
Optimized network scaling of a single loop, 1-bit SD ADC of order N ( fig.1 ) consists in determining the adequate coefficients ((ai,bi)), which guarantee stability and high performance. Performance in a SD is related to its resolution given in bits. The idea that stability in higher order single loop SD ADC can be assured in practical implemenutions through an adequate network scaling is recent [6] . Yet no rigorous method applicable to all structures has been developed up to now. Although the correlation between performance and coefficient choice has often been treated, very few works have dealt with a complete analytical description of the correlation between performance, stability, converter order and the choice of the coefficients ((ai,bi)) most probably due to the complexity of the system. Hein [7] was one of the first to present a thorough description of these correlations by considering the nonlinear properties of the SD. Although his work was limited to the case of a second order SD, it has the great credit of bringing into light the need for a theoretical support in order to better understand the influence of these coefficients on the global mechanism of the modulator. It is most probably the insufficient knowledge of these influences which has made it difficult to implement stable singe loop SD of order thee or more Interactive optimization techniques for the design of integrated circuits [SI enable perfommce optimization in the presence of constraints, through an adequate choice of circuit parameters. This principle is also applicable to systems and therefore to our specific problem. This paper presents for the first time an algorithm for the determination of an optimum network scaling in single loop SD ADC of order three or more. The algorithm is based on a new mathematical description of the performance and various constraints in the SD and uses interactive opmization techniques for the determination of the optimal coefficients ((ai,bi)) of a given Nth order SD ADC.
The characterization of a stable and performant Nth order SD is presented in I. Part 11 describes the fundamental steps of the new algorithm. The new mathematical analysis of the stability and performance constraints and the application of interactive optimization techniques to the case of the SD is described in 111. The feasibility of this method has been confirmed in behavioral and circuit level simulations of tlie SD,and proven through experimental results. This shall be treated in part IV. coefficient set ((ai,bi)) represents the gain factors in the feedback and feed forward paths of Ule converter. X(t) is the input signal, its allowed input range is designated by [-Xmax, Xmax]. The Nth order SD is a non-linear system because of the presence of the 1-bit quantizer. Unless specified the designation Nth order SD, SD or SD ADC shall refer to these structures.
I. Stability and performance characterisation
performance and the set of coefficients ((ai,bi)) of the corresponding Nth order SD is described. Linear range operation of the integrators under normal operating conditions : Non Overload Criteria
The root locus of the equivalent linear system must remain inside the unit circle under normal operating conditions : Stable Pole Criteria
In case of overload, the integrators must present a very fast recovery after return to normal operating conditions :
Fast Recovery Criteria
The fast recovery behavior is an important stability characteristic and is related to the self control of the converter. A performant Nth order SD must present : A minimization of the inband quantization noise and a wide dynamic range : Performance Criteria By dynamic range we mean h e positive input range [0, Xmax] for which the SD functions properly. We shall only consider the inband quantization noise reduction. Circuit noises such as switch noise, thermal and flicker noise are independent of the choice of the coefficients ((ai,bi)) which we wish to optimize and can be reduced through specific design techniques [9, 101 so that their level remains below the quantization noise level of a given SD.
II. The fundamental steps in the algon'thm
Optimizing higher order SD ADCs consists in guaranteeing simultaneously the stability and performance criteria given above. Figure 3 illustrates the three fundamental steps in our design methodology. The first step consists in defining appropriate syscem equations of a given Nth order SD. These equations are based on the equivalent mathematical models of the SD which are of two types : an equivalent linear model and a non-linear model. 'The second step deduces from the equations above the performance and condition functions related to specified stability and performance criteria. At this stage the optimization problem is defined: with the help of these functions and inequalities, the correlation between the system stability, the system order, the system We shall see that stability constraints are mathematically expressed with inequalities which tend to down scale the coefficients ((ai,bi)), while performance considerations are mathematically expressed with functions whose maximization or minimization requires an upscaling of the coefficients. A solution which best meets the conflicting requirements for stability and high performance is obtained through numerical optimization techniques [8] .
Step three deals with the application of non-linear interactive optimization techniques to the case of the SD for the determination of the optimal coefficients.
III. Mathematical analysis of the stability and performance constraints
The System Equations: The behavior of the SD can be of the system. The characteristic equation of the equivalent system is defined by (2.1)
A global behavior analysis of the SD based on the equivalent linear model is insufficient for a complete understanding of the system. An observation of the local behavior of the SD gives more details about the interactions inside the system. For example recovery considerations, linear range operation of the integrators, the amplitude variations in each integrator or the existence of saturation in a specific integrator are informations which cannot be obtained from the global behavior model. It is therefore mandatory to perform local behavior analysis in order to have a better understanding of the SD. The local behavior of the SD is described with the help of the state variable equations defined as the output states of the integrators for a given sampling time and are defined by the following non-linear series :
where :
v,(n) is the sampled value at time t= n*Ts (Ts= sampling period)of the state variable corresponding to the i-th integrator. u(n) is the sampled value at time t= n*Ts (Ts= sampling period) of the state variable corresponding to the Ntli integrator. sgn(.) represents the mathematical operation of the 1-bit quantizer:
The integrators are limited to a certain clipping level which we shall represent by the letter L. The equations defined in (1) to (5) form the system equations.
Performance functions:
We shall consider Ihe performance of the SD from the resolution point of view. That is, high resoluuon is synonymous of good performance. High resolution is obtained when the inband quanhzauon noise is minimized and the dynamic ranged is maximized. The performance functions are deduced from the noise contribution at rhe output of the converter and the Signal to Noise Ratio peak value defined as follows: In which NTF, STF are defined by the z-transformed expressions given in (1) and (2) . The calculation of (6) and (7) gives Where : 0 M =fs is the Oversampling ratio and N the order of the SD.
oCRMS =& is the mean square value of the quantization error (A= quantizer step size) oXmax represents the maximum input amplitude that the SD can support.
The frequency and order dependent terms in the first parentheses of relations (8) and (9) are well-known [5] . The terms in the second parentheses of (8) and (9) reveal new relations linking the inband quantization noise and the signal to noise ratio peak value to the order and the coefficients in the SD. This implies that performance is dependent on the choice of the network scaling ((ai,bi)).
We see that the quantization noise is minimized and the signal to noise ratio peak value is maximized when the In the pas1 tlie coefficients were chosen such that these functions were equaI to one so that the relauons (8) and (9) were only dependent on M and N. Realized structures of order three or more which had this property were instable [lo] . We see that maximization of (10.1) and ( 10.2) is bounded by stability constraints.
Stable pole condition :
The poles of the equivalent linear system are the zeroes of the characteristic equation defined in (2) . In discrete time systems the conditions for pole stability can be obtained by applying the Jury stability test [12] to (2.1) . Another possibility is the use of Routh-Huwitz Criteria [12] , which is applicable to the bilinear transformation of (2.1) .We have chosen this method. The reason for our choice was the possibility of applying the Lienard Chipart principle [13] Won overload and recovery criteria : lliese conditions are deducted from the local behavior of the SD which is described by the state variable equations given iin (3) and (4). We recall that in a stable SD, the integrators outputs must lie below the clipping level L under normal operating conditions. Clipping is a sign of instability in tlie global system and occurs when one or more state variables present amplitudes larger than the maximum allowed output swing L. The integrator clips this amplitude to the value L. Linear range operation and clipping behavior of a given integrator are nspectively summarized by expressions (16) and (17):
where vi* (n) is the value of the state variable defined in (3) or (4) at sampling time t= n*Ts and vi(") represents the value actually present at the output of the i-th integrator in an Nth order SD.
Non overload under normal operating conditions implies that relation (16) be satisfied by the state: variables defined in (3) and (4) . That is. the state variables must vary in the range [-L, L]. A linearization of (3) and (4) and a study of upper and lower bounds of the state variables was performed. The consideration of worse cases for which a state variable reaches an extreme (-L, L or 0) have lead to a set of inequalities which link the coefficients of the system. These relations form the non overload and recovery criteria. As an example we shall treat the basic steps in the study of the state variable equation of the last integrator defined in (4). We recall the state variable equation u(n) of the last loop:
(16) (17) I '4 1
Let us consider the case for which u(n-1) = L. According to (5) we get sgn(u(n-l))=+l and u(n)
The state variable VN-1 is bounded by the clipping level Therefore relation (I) can be bounded as follows :
The state variable u(n) must obey the relation : -L I u ( n ) I L , therefore the upper and lower boundaries, which are values that u(n) can take, must satisfy : (4) is that the feedback signal of a given inner loop must be greater in amplitude than the maximum corresponding feed forward signal. That is :
and Vi E [2,N], biL < aiV,
In case of overload in the system the feedback signal must be large enough to reduce the increase of amplitude in the feed forward paths. The larger the feedback signal amplitude in comparison to the feed forward signal, the stronger the control of the quantizer on the global system, therefore the faster the recovery after an overload. Recovery speed in the inner loops and in the system as a whole is therefore dependent on the ratio of the corresponding feed forward signal to the feedback signal in the same way as is the stability. This means that if the stability constraints are met, a fast recovery is obtained at the same time.
Existence of conflicting constraints: According to (10.1) and (10.2), high performance requires large feed forward coefficients and a large feedback coefficieni in the first loop. By considering the non overload and recovery constraints, the maximization of (10.1) and (10.2) requires to choose the values of the coefficients close to the peak of the uiangle regions defined as in Fig. 5 . However, the closer we get to the peak the tighter become the stability and recovery constraints. Moving away from the peak results in looser stability and recovery constraints but also performance degradation. We realize that the stability and performance constraints scale the coefficients in contradictory directions. Stability, however, is a necessary condition. A system which is instable is not usable and therefore the notion of performance is useless when stability is not guaranteed.
Application of interactive optimization techniques:
We see that we are confronted to a typical nonlinear problem. In order to find a solution which best meets the stability and performance requirements in higher order SD ADCs, a nonlinear optimization tool can be applied associated with a simulator whose role is to analyze the dynamic behavior of a SD for a given set of parameters.
For our purpose we have used CANDI[ 141 which is based on nonlinear interactive optimization. The simulator which we have written computes the dynamic behavior of a given SD with the help of the state variable equations defined in (3) and (4) as well as the performance and condition functions obtained in the mathematical analysis described in part 11. The optimization problem was described in a specification file integrated in CANDI. Through successive interactive approximations the difference between the specified goal and the state of the given Nth order SD is minimized and an optimum value which best meets our specifications is obtained. Figure 6 illustrates the basic steps of tlie interactive optimization. The various analysis methods in CANDI enabled us to determine coefficients with a minimum sensitivity to the parameter deviations present in practice.
Figure 6: Interactive Optimization in Candi
Performance comparison: A stable higher order SD must present superior performance than a lower order SD for it to be competitive. This may not be evident since the functions defined in (10.1) and (10.2) decrease with the order of tlie SD due to stability constraints. In other words the down scaling of the coefficients in higher order must not cause performance degradation of a higher order system in comparison to a lower order SD. This means that once the optimal coefficients of a given order are obtained we must calculate tlie minimum value of the oversampling ratio M for which the given Nth order SD is advantageous as compared to a lower order.
For this we have considered the ratio of the inband quantization noise in an Nth Order SD to tlie inband quantization noise in an N+lth order SD defined by the function h : 
1=2
The N+lth order SD reduces the quantization noise in the baseband more than an Nth order SD when h is greater than 1. This implies that M must be greater &an lm. Similarly the S N R m of an N+lth order is greater than that of an Nth order when M is greater than a factor 1fQ :
N+1 i=l
llhis implies that an N+l order SD is more performant than an Nth order SD for values of the oversampling ratio M which are greater then a value P defined as the maximum of 1/R and 1/Q.
IV. Results
Tihe results on 3rd, 4th and 5th order SD which have been optimized using the method proposed here.
Performance and stability constraints: Figure 7 compares the inband quantization noise reduction (represented here by the inverse of the inband quantization noise), for the different structures, as a function of the oversampling raio M. The plane is separated in two regions, a non performant region and a performant region. We see that higher order SD are interesting only when the oversampling ratio M is greater than a critical value Mcfit-30. This value is much greater than 2 which is predicted for the noise term of higher order SD given in [5] . The reason of this shifting is related to stability constraints which have down-scaled the coefficients of the higher order SD and therefore limited the value of the terms (IO. 1) and (19) below one.
This results in performance degradation in higher order SD for oversampling ratios smaller than 30. In practice however, the typical values of M are between 64 and 128, so the use of our optimized higher order SD is still attractive.
We have mentioned in the performance considerations that the coefficient terms in (10.1) and (10.2) were nonexistent in the noise and signal to noise ratio peak value calculations present in the literature. This was basically due to the fact that these factors were taken equal to 1. Figure 8 shows the difference in noise reduction in our optimized stable 3rd order SD and the one described in the literature for which (10.1) is equal to 1 [5] . The noise reduction in a conventional 2nd order SD (SD2) is taken in Fig. 8 as a reference. Due to stability constraints, the noise reduction calculations given in the literature are unrealistic because they lead to instable structures [l] . Thus the noise reduction in a third order SD which verifies the stability constraints is 20dB less than the level predicted by the noise expression in [SI and the performant zone is shifted from values of M greater than 2 (pint A in Fig. 8 ) to values of M greater than 25 (point fl in Fig. 8 ).
'The Signal-to-Noise Ratio curves of the optimized 3rd, 4th and 5th order structures for an Oversampling ratio of M=128 are presented in figure 9 . The simulations were done using Tosca [15] which sunulates the behavior of SD ADCs. The graph shows that for M= 128, the Signal- The case of our 4th order SD is presented here. Only one concrete example of a single loop 4th order SD has been described in the recent literature [6] . We shall compare the behavior of both converters under the same operating conditions. From Fig9 we have seen that for M=128, our 4th order SD has a Signal-to-Noise-Ratio peak value of 121dB. This is 6dF3 (1 bit extra resolution) of improvement in our 4th order SD as compared to [6] under the same conditions. We shall now show that significant improvetneiits in the recovery behavior are also visible in our new structure. We shall from now on designate the 4th order SD of [6] . Due to strong thermal and flicker noise present in the operational amplifiers of these integrators our resolution was limited by circuit noise rather than by quantization noise. However the main reason for our implementation was to demonstrate the reliability of our method from the stability point of view, since the stability problem in higher order SD was the main reason for which these structures were not used up to now. No reset circuits were used in our SD so that the control of the stability was left to the converter itself. The measured spectrum of the designed SD is presented in Figure 1 1. The form of the spectrum is characteristic of a stable 'noise shaping' operation in a SD ADC. The converter showed no instability for worse case conditions in the allowed operating range and exhibited immediate recovery after overload. wich the stability and performance in higher order SD ADCs and has shown that instability in higher order SD found in the past was due to inadequate network scaling. It has also shown that performance predictions made until now are unrealistic due to stability constraints. We believe that the application of this methodology to cascaded SD could also bring more insight to the understanding of the correlation between the performance of these structures and the network scaling and thus help the designer to choose a solution which best meets its specification. It also appears promising to apply this method to higher order SD ADCs based on filter topologies since it may eliminate the need for additional reset circuitries. The reliability of our mediod has been confirmed in simulations and through a practical implementation of a third order SD, whose network scaling was based on this method.
